Design and modelling of variability tolerant on-chip communication structures for future high performance system on chip designs