Modeling and optimization approaches for benchmarking emerging on-chip and off-chip interconnect technologies