Architectural Improvements in IEEE-Compliant Floating-Point Multiplication