Formal Modeling and Verification of Delay-Insensitive Circuits