Fault Clearance In Distributed Power Architectures With Limited Energy Flow Through Power Electronic Interfaces